Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to design Digital Systems. Verilog remains a popular choice among Engineers working in the designing of a Digital System on FPGA. A Verilog HDL can also be used for performing verification at primary stages before proceeding towards extensive Design Verification with System Verilog. This Couse illustrates the fundamentals of Blocking, Non-blocking Operator, continuous and Procedural Assignment with simple examples focusing on the questions frequently asked in the Technical Interview round. The course also covers File I/O, SYnthesizable RTL Constructs, Common Counters, FSM Extractions, FPGA Methodology to ease Interview Preparation. Some of the common circuit-related questions are also covered to help understand the tricky question. Few sections consist of FPGA Design Flow, Common communication interfaces, and their implementation in Verilog which can also be mentioned in the CV to build CV. The Course is framed in a Question & Answer manner with a small video explanation to felicitate completion of the entire course within few hours before appearing for the interviews and without compromising on the FUndamentals. The key to success is to keep fundamentals of HDL clear and a thorough understanding of the Project mentioned in the CV. Good Luck with the Course.